A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement
DSpace/Manakin Repository
JavaScript is disabled for your browser. Some features of this site may not work without it.
A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement